Sciweavers

452 search results - page 46 / 91
» Incremental formal design verification
Sort
View
ASIAN
2009
Springer
252views Algorithms» more  ASIAN 2009»
15 years 3 months ago
"Logic Wins!"
Abstract. Clever algorithm design is sometimes superseded by simple encodings into logic. We apply this motto to a few case studies in the formal verification of security propertie...
Jean Goubault-Larrecq
FMCAD
2008
Springer
15 years 3 months ago
Going with the Flow: Parameterized Verification Using Message Flows
A message flow is a sequence of messages sent among processors during the execution of a protocol, usually illustrated with something like a message sequence chart. Protocol design...
Murali Talupur, Mark R. Tuttle
AMAST
2008
Springer
15 years 4 months ago
Verification of Java Programs with Generics
Several proof systems allow the formal verification of Java programs, and a specification language was specifically designed for Java. However, none of these systems support generi...
Kurt Stenzel, Holger Grandy, Wolfgang Reif
CSEE
2000
Springer
15 years 6 months ago
Technology Transfer Issues for Formal Methods of Software Specification
Accurate and complete requirements specifications are crucial for the design and implementation of high-quality software. Unfortunately, the articulation and verification of softw...
Ken Abernethy, John C. Kelly, Ann E. Kelley Sobel,...
SIGSOFT
2003
ACM
16 years 2 months ago
Towards scalable compositional analysis by refactoring design models
Automated finite-state verification techniques have matured considerably in the past several years, but state-space explosion remains an obstacle to their use. Theoretical lower b...
Yung-Pin Cheng, Michal Young, Che-Ling Huang, Chia...