Sciweavers

1636 search results - page 74 / 328
» InfoPad - An Experiment in System Level Design and Integrati...
Sort
View
ITICSE
2010
ACM
15 years 1 days ago
Hands-on approach to teaching wireless sensor networks at the undergraduate level
Teaching wireless sensor networks (WSNs) at the undergraduate level is both challenging and rewarding. WSNs include low-level programming and debugging, power-aware operations, no...
Anna Förster, Mehdi Jazayeri
FAST
2003
15 years 1 months ago
Block-Level Security for Network-Attached Disks
We propose a practical and efficient method for adding security to network-attached disks (NADs). In contrast to previous work, our design requires no changes to the data layout ...
Marcos Kawazoe Aguilera, Minwen Ji, Mark Lillibrid...
ASPDAC
2012
ACM
253views Hardware» more  ASPDAC 2012»
13 years 7 months ago
An integrated and automated memory optimization flow for FPGA behavioral synthesis
Behavioral synthesis tools have made significant progress in compiling high-level programs into register-transfer level (RTL) specifications. But manually rewriting code is still ...
Yuxin Wang, Peng Zhang, Xu Cheng, Jason Cong
ICCAD
2003
IEEE
175views Hardware» more  ICCAD 2003»
15 years 8 months ago
Architectural Synthesis Integrated with Global Placement for Multi-Cycle Communication
Multiple clock cycles are needed to cross the global interconnects for multi-gigahertz designs in nanometer technologies. For synchronous design, this requires the consideration o...
Jason Cong, Yiping Fan, Guoling Han, Xun Yang, Zhi...
WSC
2004
15 years 1 months ago
Implementing the High Level Architecture in the Virtual Test Bed
The Virtual Test Bed (VTB) is a prototype of a virtual engineering environment to study operations of current and future space vehicles, spaceports, and ranges. The HighLevel Arch...
José A. Sepúlveda, Luis C. Rabelo, J...