Sciweavers

6293 search results - page 224 / 1259
» Information Flow Testing
Sort
View
FDL
2005
IEEE
15 years 9 months ago
Implementation of a SystemC based Environment
Verification and validation are key issues for today's SoC design projects. This paper presents the implementation of a SystemC based environment for transaction-based verifi...
Richard Hoffer, Frank Baszynski
138
Voted
VTS
2000
IEEE
126views Hardware» more  VTS 2000»
15 years 8 months ago
Static Compaction Techniques to Control Scan Vector Power Dissipation
Excessive switching activity during scan testing can cause average power dissipation and peak power during test to be much higher than during normal operation. This can cause prob...
Ranganathan Sankaralingam, Rama Rao Oruganti, Nur ...
FPGA
2000
ACM
114views FPGA» more  FPGA 2000»
15 years 7 months ago
Generating highly-routable sparse crossbars for PLDs
A method for evaluating and constructing sparse crossbars which are both area efficient and highly routable is presented. The evaluation method uses a network flow algorithm to ac...
Guy G. Lemieux, Paul Leventis, David M. Lewis
COMCOM
2006
115views more  COMCOM 2006»
15 years 4 months ago
IPv6 deployment: Real time applications and QoS aspects
This paper gives an overview of the issues related to the QoS mechanisms under IPv6 and the transition of applications to the new Internet protocol. We describe the implementation...
Christos Bouras, Apostolos Gkamas, Dimitris Primpa...
IOLTS
2007
IEEE
98views Hardware» more  IOLTS 2007»
15 years 10 months ago
Robustness of circuits under delay-induced faults : test of AES with the PAFI tool
Security of cryptographic circuits is a major concern. Fault attacks are a mean to obtain critical information with the use of physical disturbance and cryptanalysis. We propose a...
Olivier Faurax, Assia Tria, Laurent Freund, Fr&eac...