Sciweavers

1192 search results - page 130 / 239
» Instruction Level Distributed Processing
Sort
View
IWANN
1997
Springer
15 years 2 months ago
The Pattern Extraction Architecture: A Connectionist Alternative to the Von Neumann Architecture
A detailed connectionist architecture is described which is capable of relating psychological behavior to the functioning of neurons and neurochemicals. The need to be able to bui...
L. Andrew Coward
BMCBI
2006
152views more  BMCBI 2006»
14 years 10 months ago
Predicting deleterious nsSNPs: an analysis of sequence and structural attributes
Background: There has been an explosion in the number of single nucleotide polymorphisms (SNPs) within public databases. In this study we focused on non-synonymous protein coding ...
Richard J. B. Dobson, Patricia B. Munroe, Mark J. ...
HPCA
2008
IEEE
15 years 10 months ago
Supporting highly-decoupled thread-level redundancy for parallel programs
The continued scaling of device dimensions and the operating voltage reduces the critical charge and thus natural noise tolerance level of transistors. As a result, circuits can p...
M. Wasiur Rashid, Michael C. Huang
IEEEPACT
2005
IEEE
15 years 4 months ago
Trace Cache Sampling Filter
This paper presents a new technique for efficient usage of small trace caches. A trace cache can significantly increase the performance of wide out-oforder processors, but to be e...
Michael Behar, Avi Mendelson, Avinoam Kolodny
81
Voted
DATE
2000
IEEE
121views Hardware» more  DATE 2000»
15 years 2 months ago
Composite Signal Flow: A Computational Model Combining Events, Sampled Streams, and Vectors
The composite signal flow model of computation targets systems with significant control and data processing parts. It builds on the data flow and synchronous data flow models ...
Axel Jantsch, Per Bjuréus