Sciweavers

1192 search results - page 142 / 239
» Instruction Level Distributed Processing
Sort
View
HIPC
1999
Springer
15 years 2 months ago
Microcaches
We describe a radically new cache architecture and demonstrate that it offers a huge reduction in cache cost, size and power consumption whilst maintaining performance on a wide ra...
David May, Dan Page, James Irwin, Henk L. Muller
CLUSTER
2011
IEEE
13 years 10 months ago
Performance Characterization and Optimization of Atomic Operations on AMD GPUs
—Atomic operations are important building blocks in supporting general-purpose computing on graphics processing units (GPUs). For instance, they can be used to coordinate executi...
Marwa Elteir, Heshan Lin, Wu-chun Feng
POPL
2012
ACM
13 years 6 months ago
A compiler and run-time system for network programming languages
Software-defined networks (SDNs) are a new implementation architecture in which a controller machine manages a distributed collection of switches, by instructing them to install ...
Christopher Monsanto, Nate Foster, Rob Harrison, D...
PTS
2007
144views Hardware» more  PTS 2007»
14 years 11 months ago
Component Testing Is Not Enough - A Study of Software Faults in Telecom Middleware
The interrelationship between software faults and failures is quite intricate and obtaining a meaningful characterization of it would definitely help the testing community in decid...
Sigrid Eldh, Sasikumar Punnekkat, Hans Hansson, Pe...
WCE
2007
14 years 11 months ago
Applying EM Algorithm for Segmentation of Textured Images
— Texture analysis plays an increasingly important role in computer vision. Since the textural properties of images appear to carry useful information for discrimination purposes...
K. Revathy, V. S. Roshni