Sciweavers

1192 search results - page 97 / 239
» Instruction Level Distributed Processing
Sort
View
HPCA
1997
IEEE
15 years 3 months ago
Datapath Design for a VLIW Video Signal Processor
This paper represents a design study of the datapath for a very long instruction word (VLIW) video signal processor (VSP). VLIW architectures provide high parallelism and excellen...
Andrew Wolfe, Jason Fritts, Santanu Dutta, Edil S....
NPC
2010
Springer
14 years 9 months ago
Vectorization for Java
Java is one of the most popular programming languages in today’s software development, but the adoption of Java in some areas like high performance computing, gaming, and media p...
Jiutao Nie, Buqi Cheng, Shisheng Li, Ligang Wang, ...
IPPS
2008
IEEE
15 years 5 months ago
DC-SIMD : Dynamic communication for SIMD processors
SIMD (single instruction multiple data)-type processors have been found very efficient in image processing applications, because their repetitive structure is able to exploit the...
Raymond Frijns, Hamed Fatemi, Bart Mesman, Henk Co...
HPCA
2007
IEEE
15 years 11 months ago
Implications of Device Timing Variability on Full Chip Timing
As process technologies continue to scale, the magnitude of within-die device parameter variations is expected to increase and may lead to significant timing variability. This pap...
Murali Annavaram, Ed Grochowski, Paul Reed
JCIT
2007
98views more  JCIT 2007»
14 years 10 months ago
Load Indices on Heterogeneous Systems- Past, Present and Future
To achieve superior performance levels when working with heterogeneous distributed platforms, processscheduling decisions must be based essentially on the platform’s features an...
Kalinka Regina Lucas Jaquie Castelo Branco, Edward...