Sciweavers

2784 search results - page 117 / 557
» Instruction Level Parallelism
Sort
View
IEEEPACT
1999
IEEE
15 years 9 months ago
Cameron: High level Language Compilation for Reconfigurable Systems
This paper presents the Cameron Project 1 , which aims to provide a high level, algorithmic language and optimizing compiler for the development of image processing applications o...
Jeffrey Hammes, Robert Rinker, A. P. Wim Böhm...
IPPS
2010
IEEE
15 years 2 months ago
User level DB: a debugging API for user-level thread libraries
With the advent of the multicore era, parallel programming is becoming ubiquitous. Multithreading is a common approach to benefit from these architectures. Hybrid M:N libraries lik...
Kevin Pouget, Marc Pérache, Patrick Carriba...
GLVLSI
2003
IEEE
202views VLSI» more  GLVLSI 2003»
15 years 10 months ago
System level design of real time face recognition architecture based on composite PCA
Design and implementation of a fast parallel architecture based on an improved principal component analysis (PCA) method called Composite PCA suitable for real-time face recogniti...
Rajkiran Gottumukkal, Vijayan K. Asari
IPPS
2000
IEEE
15 years 9 months ago
Controlling Distributed Shared Memory Consistency from High Level Programming Languages
One of the keys for the success of parallel processing is the availability of high-level programming languages for on-the-shelf parallel architectures. Using explicit message passi...
Yvon Jégou
HPCA
1997
IEEE
15 years 9 months ago
ATM and Fast Ethernet Network Interfaces for User-Level Communication
Fast Ethernet and ATM are two attractive network technologies for interconnecting workstation clusters for parallel and distributed computing. This paper compares network interfac...
Matt Welsh, Anindya Basu, Thorsten von Eicken