Sciweavers

2784 search results - page 121 / 557
» Instruction Level Parallelism
Sort
View
HPCA
2006
IEEE
16 years 5 months ago
Store vectors for scalable memory dependence prediction and scheduling
Allowing loads to issue out-of-order with respect to earlier unresolved store addresses is very important for extracting parallelism in large-window superscalar processors. Blindl...
Samantika Subramaniam, Gabriel H. Loh
IPPS
2009
IEEE
15 years 11 months ago
Performance projection of HPC applications using SPEC CFP2006 benchmarks
Performance projections of High Performance Computing (HPC) applications onto various hardware platforms are important for hardware vendors and HPC users. The projections aid hard...
Sameh Sharkawi, Don DeSota, Raj Panda, Rajeev Indu...
IPPS
2006
IEEE
15 years 11 months ago
Making a case for a Green500 list
For decades now, the notion of “performance” has been synonymous with “speed” (as measured in FLOPS, short for floating-point operations per second). Unfortunately, this ...
S. Sharma, Chung-Hsing Hsu, Wu-chun Feng
ICS
2000
Tsinghua U.
15 years 8 months ago
Push vs. pull: data movement for linked data structures
As the performance gap between the CPU and main memory continues to grow, techniques to hide memory latency are essential to deliver a high performance computer system. Prefetchin...
Chia-Lin Yang, Alvin R. Lebeck
IPPS
2003
IEEE
15 years 10 months ago
Performance Modeling for Entity-Level Simulations
Advances across many fields of study are driving changes in the basic nature of scientific computing applications. Scientists have recognized a growing need to study phenomena b...
Alan Su, Francine Berman, Henri Casanova