Sciweavers

2784 search results - page 125 / 557
» Instruction Level Parallelism
Sort
View
EDOC
2008
IEEE
15 years 5 months ago
Evaluating Quality Provisioning Levels in Service Oriented Business Environments
This paper advocates the need for a mechanism that will allow the evaluation of the provided quality of service (QoS) by a service provider to a service customer in B2B service pr...
Konstantinos Tserpes, Dimosthenis Kyriazis, Andrea...
GPC
2009
Springer
15 years 2 months ago
Application Level Interoperability between Clouds and Grids
SAGA is a high-level programming interface which provides the ability to develop distributed applications in an infrastructure independent way. In an earlier paper, we discussed ho...
André Merzky, Katerina Stamou, Shantenu Jha
127
Voted
MSE
2003
IEEE
89views Hardware» more  MSE 2003»
15 years 10 months ago
An Analog Integrated Circuit Design Laboratory
We present the structure of an analog integrated circuit design laboratory to instruct at both, senior undergraduate and entry graduate levels. The teaching material includes: a l...
Antonio F. Mondragón-Torres, Terry Mayhugh ...
RTAS
1996
IEEE
15 years 9 months ago
Supporting the specification and analysis of timing constraints
Real-time programmers have to deal with the problem of relating timing constraints associated with source code to sequences of machine instructions. This paper describes an enviro...
Lo Ko, Christopher A. Healy, Emily Ratliff, Robert...
ISCC
2009
IEEE
210views Communications» more  ISCC 2009»
15 years 11 months ago
Towards a Java bytecodes compiler for Nios II soft-core processor
Reconfigurable computing is one of the most recent research topics in computer science. The Altera™ Nios II soft-core processor can be included in a large set of reconfigurable ...
Willian dos Santos Lima, Renata Spolon Lobato, Ale...