2784 search results - page 126 / 557 » Instruction Level Parallelism |
125
click to vote
WMPI
2004
ACM
15 years 10 months ago
2004
ACM
The ever increasing gap in processor and memory speeds has a very negative impact on performance. One possible solution to overcome this problem is the Kilo-instruction processor. ...
147
click to vote
ISCA
2003
IEEE
15 years 10 months ago
2003
IEEE
Despite their superior performance for multimedia applications, vector processors have three limitations that hinder their widespread acceptance. First, the complexity and size of...
161
click to vote
ICRA
2002
IEEE
15 years 9 months ago
2002
IEEE
We present the development of and experiment with a robot system showing cognitive capabilities of children of three to four years. We focus on two topics: assembly by two hands a...
141
click to vote
IPPS
2006
IEEE
15 years 11 months ago
2006
IEEE
A new dynamic vector approach for the selection and management of the configuration of a reconfigurable superscalar processor is proposed. This new method improves on previous wor...
138
click to vote
ISHPC
2003
Springer
15 years 10 months ago
2003
Springer
Abstract. Simultaneous Multithreading (SMT) tolerates latency by executing instructions from multiple threads. If a thread is stalled, resources can be used by other threads. Howev...