Sciweavers

2784 search results - page 128 / 557
» Instruction Level Parallelism
Sort
View
SBACPAD
2005
IEEE
112views Hardware» more  SBACPAD 2005»
15 years 10 months ago
Cooperation of Neighboring PEs in Clustered Architectures
Clustered architectures which intend to process data within a localized PE are one of the approaches to increase the performance under the difficulties of the wire delay problems...
Yukinori Sato, Ken-ichi Suzuki, Tadao Nakamura
ICCD
1999
IEEE
110views Hardware» more  ICCD 1999»
15 years 9 months ago
TriMedia CPU64 Architecture
We present a new VLIW core as a successor to the TriMedia TM1000. The processor is targeted for embedded use in media-processing devices like DTVs and set-top boxes. Intended as a...
Jos T. J. van Eijndhoven, Kees A. Vissers, Evert-J...
LCPC
1998
Springer
15 years 9 months ago
Compiling for SIMD Within a Register
Although SIMD (Single Instruction stream Multiple Data stream) parallel computers have existed for decades, it is only in the past few years that a new version of SIMD has evolved...
Randall J. Fisher, Henry G. Dietz
PARCO
2007
15 years 6 months ago
Visualizing Parallel Functional Program Runs: Case Studies with the Eden Trace Viewer
executions in terms of Eden’s abstract units of computation instead of providing a machineoriented low level view like common tools for parallelism analysis do. We show how typic...
Jost Berthold, Rita Loogen
DAC
1999
ACM
15 years 9 months ago
Application of High Level Interface-Based Design to Telecommunications System Hardware
The assumption in moving system modelling to higher levels is that this improves the design process by allowing exploration of the architecture, providing an unambiguous specifica...
Dyson Wilkes, M. M. Kamal Hashmi