2784 search results - page 134 / 557 » Instruction Level Parallelism |
141
click to vote
IPPS
2005
IEEE
15 years 10 months ago
2005
IEEE
Commodity computer clusters are often composed of hundreds of computing nodes. These generally off-the-shelf systems are not designed for high reliability. Node failures therefore...
136
Voted
IPPS
2005
IEEE
15 years 10 months ago
2005
IEEE
As semiconductor feature sizes decrease, interconnect delay is becoming a dominant component of processor cycle times. This creates a critical need to shift microarchitectural des...
136
click to vote
HPCA
2000
IEEE
15 years 9 months ago
2000
IEEE
Clustered microarchitectures are an effective approach to reducing the penalties caused by wire delays inside a chip. Current superscalar processors have in fact a two-cluster mic...
149
click to vote
IEEEPACT
1999
IEEE
15 years 9 months ago
1999
IEEE
In current superscalar processors, all floating-point resources are idle during the execution of integer programs. As previous works show, this problem can be alleviated if the fl...
143
click to vote
ICS
1999
Tsinghua U.
15 years 9 months ago
1999
Tsinghua U.
We introduce dependence-based pre-computation as a complement to history-based target prediction schemes. We present pre-computation in the context of virtual function calls (v-ca...