Sciweavers

2784 search results - page 138 / 557
» Instruction Level Parallelism
Sort
View
IWCC
1999
IEEE
15 years 9 months ago
Optimizing User-Level Communication Patterns on the Fujitsu AP3000
In this paper, we present techniques and algorithms to improve the performance of various communication patterns on message-passing platforms where, for reasons of safety, user-le...
Jeremy E. Dawson, Peter E. Strazdins
ICPP
1991
IEEE
15 years 8 months ago
Emulation of a PRAM on Leveled Networks
There is an interesting class of ICNs, which includes the star graph and the n-way shuffle, for which the network diameter is sub-logarithmic in the network size. This paper prese...
Michael A. Palis, Sanguthevar Rajasekaran, David S...
AC
2008
Springer
15 years 4 months ago
Distributed Sparse Matrices for Very High Level Languages
Sparse matrices are first class objects in many VHLLs (very high level languages) used for scientific computing. They are a basic building block for various numerical and combinat...
John R. Gilbert, Steve Reinhardt, Viral Shah
WSC
1998
15 years 6 months ago
The Rise of Web-based Simulation: Implications for the High Level Architecture
The relationship between the High Level Architecture and web-based simulation is discussed. The notion of interoperability is suggested as a binding force between these initiative...
Ernest H. Page
HPCA
2003
IEEE
16 years 5 months ago
Tradeoffs in Buffering Memory State for Thread-Level Speculation in Multiprocessors
Thread-level speculation provides architectural support to aggressively run hard-to-analyze code in parallel. As speculative tasks run concurrently, they generate unsafe or specul...
María Jesús Garzarán, Milos P...