Sciweavers

2784 search results - page 139 / 557
» Instruction Level Parallelism
Sort
View
ICCD
2006
IEEE
117views Hardware» more  ICCD 2006»
16 years 1 months ago
System-Level Energy Modeling for Heterogeneous Reconfigurable Chip Multiprocessors
—Field-Programmable Gate Array (FPGA) technology is characterized by continuous improvements that provide new opportunities in system design. Multiprocessors-ona-Programmable-Chi...
Xiaofang Wang, Sotirios G. Ziavras
DCOSS
2009
Springer
15 years 11 months ago
Optimal Allocation of Time-Resources for Multihypothesis Activity-Level Detection
Abstract. The optimal allocation of samples for activity-level detection in a wireless body area network for health-monitoring applications is considered. A wireless body area netw...
Gautam Thatte, Viktor Rozgic, Ming Li, Sabyasachi ...
SPIRE
2009
Springer
15 years 11 months ago
A Two-Level Structure for Compressing Aligned Bitexts
A bitext, or bilingual parallel corpus, consists of two texts, each one in a different language, that are mutual translations. Bitexts are very useful in linguistic engineering bec...
Joaquín Adiego, Nieves R. Brisaboa, Miguel ...
HPDC
2006
IEEE
15 years 10 months ago
ALPS: An Application-Level Proportional-Share Scheduler
ALPS is a per-application user-level proportional-share scheduler that operates with low overhead and without any special kernel support. ALPS is useful to a range of applications...
Travis Newhouse, Joseph Pasquale
ISPA
2004
Springer
15 years 10 months ago
Towards Correct Distributed Simulation of High-Level Petri Nets with Fine-Grained Partitioning
Abstract. Powerful grid and cluster computers allow efficient distributed simulation. Optimistic simulation techniques have been developed which allow for more parallelism in the l...
Michael Knoke, Felix Kühling, Armin Zimmerman...