Sciweavers

2784 search results - page 146 / 557
» Instruction Level Parallelism
Sort
View
ICS
2001
Tsinghua U.
15 years 9 months ago
Reducing the complexity of the issue logic
The issue logic of dynamically scheduled superscalar processors is one of their most complex and power-consuming parts. In this paper we present alternative issue-logic designs th...
Ramon Canal, Antonio González
IEEEPACT
1999
IEEE
15 years 9 months ago
A Fully Asynchronous Superscalar Architecture
An asynchronous superscalar architecture is presented based on a novel architectural feature called instruction compounding. This enables efficient dynamic scheduling and forwardi...
D. K. Arvind, Robert D. Mullins
161
Voted
IPPS
1998
IEEE
15 years 9 months ago
Automatically Proving UNITY Safety Properties with Arrays and Quantifiers
Abstract. We address the general problem of automatically proving safety properties of reactive systems within the UNITY model. We take up a relational and set-based approach, and ...
Xavier Thirioux
AGENTS
1997
Springer
15 years 9 months ago
Real-Time Control of Attention and Behavior in a Logical Framework
We describe a uniform technique for representing both sensory data and the attentional state of an agent using a subset of modal logic with indexicals. The resulting representatio...
Ian Horswill
CHES
2006
Springer
108views Cryptology» more  CHES 2006»
15 years 8 months ago
Superscalar Coprocessor for High-Speed Curve-Based Cryptography
Abstract. We propose a superscalar coprocessor for high-speed curvebased cryptography. It accelerates scalar multiplication by exploiting instruction-level parallelism (ILP) dynami...
Kazuo Sakiyama, Lejla Batina, Bart Preneel, Ingrid...