2784 search results - page 148 / 557 » Instruction Level Parallelism |
143
click to vote
EUROPAR
2003
Springer
15 years 10 months ago
2003
Springer
Abstract. This paper proposes two compiler-assisted techniques to improve thread level control speculation in speculative multithreading executions. The first technique is to incr...
143
click to vote
ESCIENCE
2006
IEEE
15 years 10 months ago
2006
IEEE
The paper describes the design of FAME (Flexible Access Middleware Extension) architecture aimed at providing multi-level user authentication service for Shibboleth, which is endo...
115
Voted
ACSD
2005
IEEE
15 years 10 months ago
2005
IEEE
We describe a toolbox for the analysis of Systems-on-achip described in SystemC at the transactional level. The tools are able to extract information from SystemC code, and to bui...
133
click to vote
SRDS
1998
IEEE
15 years 9 months ago
1998
IEEE
Checkpointing and rollback recovery is a very effective technique to tolerate transient faults and preventive shutdowns. In the past, most of the checkpointing schemes published i...
138
Voted
PADS
1996
ACM
15 years 9 months ago
1996
ACM
Recently, a considerable amount of effort in the U.S. Department of Defense has been devoted to defining the High Level Architecture (HLA) for distributed simulations. This paper ...