2784 search results - page 153 / 557 » Instruction Level Parallelism |
120
click to vote
JCIT
2007
15 years 4 months ago
2007
Queue computers are a viable option for embedded systems design. Queue computers feature a dense instruction set, high parallelism, low hardware complexity. In this paper we propo...
172
click to vote
CC
2012
Springer
14 years 14 days ago
2012
Springer
Abstract. Data-parallel languages like OpenCL and CUDA are an important means to exploit the computational power of today’s computing devices. In this paper, we deal with two asp...
160
click to vote
RSP
2005
IEEE
15 years 10 months ago
2005
IEEE
Abstract— John von Neumann proposed his famous architecture in a context where hardware was very expensive and bulky. His goal was to maximize functionality with minimal hardware...
195
Voted
FCCM
2011
IEEE
14 years 8 months ago
2011
IEEE
— Recent progress in High-Level Synthesis (HLS) es has helped raise the abstraction level of FPGA programming. However implementation and performance evaluation of the HLS-genera...
159
click to vote
ICDCS
2008
IEEE
15 years 11 months ago
2008
IEEE
The multi-level storage architecture has been widely adopted in servers and data centers. However, while prefetching has been shown as a crucial technique to exploit the sequentia...