Sciweavers

2784 search results - page 158 / 557
» Instruction Level Parallelism
Sort
View
VLSID
1999
IEEE
139views VLSI» more  VLSID 1999»
15 years 9 months ago
Processor Modeling for Hardware Software Codesign
In hardware - software codesign paradigm often a performance estimation of the system is needed for hardware - software partitioning. The tremendous growth of application specific...
V. Rajesh, Rajat Moona
146
Voted
PACS
2000
Springer
118views Hardware» more  PACS 2000»
15 years 8 months ago
Ramp Up/Down Functional Unit to Reduce Step Power
Because the inductive noise Ldi/dt is induced by the power change and can have disastrous impact on the timing and reliability of the system, high-performance CPU designs are more ...
Zhenyu Tang, Norman Chang, Shen Lin, Weize Xie, O....
WSC
2007
15 years 7 months ago
High-performance computing enables simulations to transform education
This paper presents the case that education in the 21st Century can only measure up to national needs if technologies developed in the simulation community, further enhanced by th...
Dan M. Davis, Thomas D. Gottschalk, Laurel K. Davi...
DATE
2010
IEEE
105views Hardware» more  DATE 2010»
15 years 9 months ago
Modeling constructs and kernel for parallel simulation of accuracy adaptive TLMs
Abstract—We present a set of modeling constructs accompanied by a high performance simulation kernel for accuracy adaptive transaction level models. In contrast to traditional, ï...
Rauf Salimi Khaligh, Martin Radetzki
CSB
2003
IEEE
152views Bioinformatics» more  CSB 2003»
15 years 10 months ago
A Parallel Genetic Algorithm for Physical Mapping of Chromosomes
Physical map reconstruction in the presence of errors is a central problem in genetics of high computational complexity. A parallel genetic algorithm for a maximum likelihood esti...
Suchendra M. Bhandarkar, Jinling Huang, Jonathan A...