Sciweavers

2784 search results - page 160 / 557
» Instruction Level Parallelism
Sort
View
IPPS
2002
IEEE
15 years 9 months ago
Hierarchical Interconnects for On-Chip Clustering
In the sub-micron technology era, wire delays are becoming much more important than gate delays, making it particularly attractive to go for clustered designs. A common form of cl...
Aneesh Aggarwal, Manoj Franklin
139
Voted
HPCA
1999
IEEE
15 years 9 months ago
A Study of Control Independence in Superscalar Processors
Control independence has been put forward as a significant new source of instruction-level parallelism for future generation processors. However, its performance potential under p...
Eric Rotenberg, Quinn Jacobson, James E. Smith
ACSC
2004
IEEE
15 years 8 months ago
Exploiting FPGA Concurrency to Enhance JVM Performance
The Java Programming Language has been praised for its platform independence and portability, but because of its slow execution speed on a software Java Virtual Machine (JVM), som...
James Parnis, Gareth Lee
NLPRS
2001
Springer
15 years 9 months ago
Automatic Sense Tagging Using Parallel Corpora
This article reports the results of an analysis of translation equivalents in six languages from different language families, extracted from an on-line parallel corpus of George O...
Nancy Ide, Tomaz Erjavec, Dan Tufis
136
Voted
ICS
2005
Tsinghua U.
15 years 10 months ago
Multigrain parallel Delaunay Mesh generation: challenges and opportunities for multithreaded architectures
Given the importance of parallel mesh generation in large-scale scientific applications and the proliferation of multilevel SMTbased architectures, it is imperative to obtain ins...
Christos D. Antonopoulos, Xiaoning Ding, Andrey N....