2784 search results - page 169 / 557 » Instruction Level Parallelism |
142
click to vote
HPCA
1996
IEEE
15 years 8 months ago
1996
IEEE
Exploiting instruction-level parallelism (ILP) is extremely important for achieving high performance in application specific instruction set processors (ASIPs) and embedded process...
137
click to vote
MICRO
1991
IEEE
15 years 8 months ago
1991
IEEE
- We present techniques for exploiting parallelism extracted from loops on an MIMD system. Parallelism is exploited through parallel execution of instructions on multiple processor...
126
click to vote
PDPTA
2007
15 years 6 months ago
2007
- In this paper we experiment with two optimization techniques we are considering implementing in a parallelizing compiler that generates parallel code for a distributed-memory sys...
124
click to vote
IPPS
1996
IEEE
15 years 8 months ago
1996
IEEE
The multipass-rendering method integrating radiosity with ray-tracing gives one of the best solutions for synthesizing photo-realistic images. However, the method is also computat...
166
click to vote
EDCC
2006
Springer
15 years 8 months ago
2006
Springer
The importance of fault tolerance at the processor architecture level has been made increasingly important due to rapid advancements in the design and usage of high performance de...