Sciweavers

2784 search results - page 173 / 557
» Instruction Level Parallelism
Sort
View
ICCD
2006
IEEE
128views Hardware» more  ICCD 2006»
16 years 1 months ago
Polaris: A System-Level Roadmap for On-Chip Interconnection Networks
Technology trends are driving parallel on-chip architectures in the form of multi-processor systems-on-a-chip (MPSoCs) and chip multi-processors (CMPs). In these systems the incre...
Vassos Soteriou, Noel Eisley, Hangsheng Wang, Bin ...
146
Voted
ICCAD
2001
IEEE
143views Hardware» more  ICCAD 2001»
16 years 1 months ago
Transient Power Management Through High Level Synthesis
The use of nanometer technologies is making it increasingly important to consider transient characteristics of a circuit’s power dissipation (e.g., peak power, and power gradien...
Vijay Raghunathan, Srivaths Ravi, Anand Raghunatha...
130
Voted
SRDS
2008
IEEE
15 years 11 months ago
An Incremental File System Consistency Checker for Block-Level CDP Systems
A block-level continuous data protection (CDP) system logs every disk block update from an application server (e.g., a file or DBMS server) to a storage system so that any disk u...
Maohua Lu, Tzi-cker Chiueh, Shibiao Lin
ESCIENCE
2006
IEEE
15 years 10 months ago
Characterization of Computational Grid Resources Using Low-Level Benchmarks
An important factor that needs to be taken into account by end-users and systems (schedulers, resource brokers, policy brokers) when mapping applications to the Grid, is the perfo...
George Tsouloupas, Marios D. Dikaiakos
ICPADS
2005
IEEE
15 years 10 months ago
A Two-Level Strategy for Topology Control in Wireless Sensor Networks
— This paper presents a two-level strategy for topology control in wireless sensor networks. The energy saving methods in most of the existing research work can be categorized in...
Bolian Yin, Hongchi Shi, Yi Shang