Sciweavers

2784 search results - page 177 / 557
» Instruction Level Parallelism
Sort
View
IRREGULAR
1995
Springer
15 years 8 months ago
Run-Time Techniques for Parallelizing Sparse Matrix Problems
Sparse matrix problems are di cult to parallelize e ciently on message-passing machines, since they access data through multiple levels of indirection. Inspector executor strategie...
Manuel Ujaldon, Shamik D. Sharma, Joel H. Saltz, E...
ICCAD
2001
IEEE
272views Hardware» more  ICCAD 2001»
16 years 1 months ago
NetBench: A Benchmarking Suite for Network Processors
— In this study we introduce NetBench, a benchmarking suite for network processors. NetBench contains a total of 9 applications that are representative of commercial applications...
Gokhan Memik, William H. Mangione-Smith, Wendong H...
ATS
2003
IEEE
131views Hardware» more  ATS 2003»
15 years 9 months ago
Software-Based Delay Fault Testing of Processor Cores
Software-based self-testing is a promising approach for the testing of processor cores which are embedded inside a System-on-a-Chip (SoC), as it can apply test vectors in function...
Virendra Singh, Michiko Inoue, Kewal K. Saluja, Hi...
ICLP
1995
Springer
15 years 8 months ago
Using Attributed Variables in the Implementation of Concurrent and Parallel Logic Programming Systems
Incorporating the possibility of attaching attributes to variables in a logic programming system has been shown to allow the addition of general constraint solving capabilities to...
Manuel V. Hermenegildo, Daniel Cabeza Gras, Manuel...
147
Voted
IWOMP
2010
Springer
15 years 9 months ago
Enabling Low-Overhead Hybrid MPI/OpenMP Parallelism with MPC
Abstract. With the advent of multicore- and manycore-based supercomputers, parallel programming models like MPI and OpenMP become more widely used to express various levels of para...
Patrick Carribault, Marc Pérache, Herv&eacu...