Sciweavers

2784 search results - page 179 / 557
» Instruction Level Parallelism
Sort
View
DATE
1997
IEEE
86views Hardware» more  DATE 1997»
15 years 8 months ago
Highly scalable parallel parametrizable architecture of the motion estimator
In this paper a parametrizable architecture of a motion estimator (ME) is presented. The ME is designed as a generic full pixel calculation module which can be adopted for di eren...
Radim Cmar, Serge Vernalde
ICALP
1994
Springer
15 years 8 months ago
Simple Fast Parallel Hashing
A hash table is a representation of a set in a linear size data structure that supports constanttime membership queries. We show how to construct a hash table for any given set of...
Joseph Gil, Yossi Matias
ACL
2006
15 years 5 months ago
GF Parallel Resource Grammars and Russian
A resource grammar is a standard library for the GF grammar formalism. It raises the abstraction level of writing domainspecific grammars by taking care of the general grammatical...
Janna Khegai
COLING
2002
15 years 4 months ago
Measuring the Similarity between Compound Nouns in Different Languages Using Non-Parallel Corpora
This paper presents a method that measures the similarity between compound nouns in different languages to locate translation equivalents from corpora. The method uses information...
Takaaki Tanaka
172
Voted
SASP
2008
IEEE
183views Hardware» more  SASP 2008»
15 years 11 months ago
Application Acceleration with the Explicitly Parallel Operations System - the EPOS Processor
Different approaches have been proposed over the years for automatically transforming High-Level-Languages (HLL) descriptions of applications into custom hardware implementations. ...
Alexandros Papakonstantinou, Deming Chen, Wen-mei ...