2784 search results - page 217 / 557 » Instruction Level Parallelism |
123
click to vote
PDP
2003
IEEE
15 years 9 months ago
2003
IEEE
File I/O data is interpreted by high performance parallel/distributed applications mostly as a sequence of arbitrary bits. This leads to the situation where data is ’volatile’...
134
click to vote
HPCA
1996
IEEE
15 years 8 months ago
1996
IEEE
Networks of workstations and high-performance microcomputers have been rarely used for running highperformance applicationslike multimedia, simulations,scientific and engineering ...
148
click to vote
ISCA
2006
IEEE
15 years 4 months ago
2006
IEEE
The assumption of maximum parallelism support for the successful realization of scalable quantum computers has led to homogeneous, "sea-of-qubits" architectures. The res...
121
click to vote
SIGPLAN
2008
15 years 4 months ago
2008
Multi-core technology is being employed in most recent high-performance architectures. Such architectures need specifically designed multi-threaded software to exploit all the pot...
152
click to vote
TVLSI
2002
15 years 3 months ago
2002
Although simulation remains an important part of application-specific integrated circuit (ASIC) validation, hardware-assisted parallel verification is becoming a larger part of the...