2784 search results - page 219 / 557 » Instruction Level Parallelism |
138
click to vote
DATE
2010
IEEE
15 years 9 months ago
2010
IEEE
—This paper presents a design space exploration of a selective load value prediction scheme suitable for energyaware Simultaneous Multi-Threaded (SMT) architectures. A load value...
167
click to vote
DATE
2002
IEEE
15 years 9 months ago
2002
IEEE
Software self-testing for embedded processor cores based on their instruction set, is a topic of increasing interest since it provides an excellent test resource partitioning tech...
135
click to vote
DATE
2002
IEEE
15 years 9 months ago
2002
IEEE
The market demand for portable multimedia applications has exploded in the recent years. Unfortunately, for such applications current compilers and software optimization methods o...
123
click to vote
AH
2000
Springer
15 years 8 months ago
2000
Springer
: The Adaptive Courseware Environment (ACE) is a WWW-based tutoring framework which combines methods of knowledge representation, instructional planning, and adaptive media generat...
137
click to vote
DAC
1994
ACM
15 years 8 months ago
1994
ACM
Abstract - We address the problem of automatically verifying large digital designs at the logic level, against high-level specifications. In this paper, we present a methodology wh...