2784 search results - page 225 / 557 » Instruction Level Parallelism |
142
click to vote
CF
2004
ACM
15 years 9 months ago
2004
ACM
Centralized register file architectures scale poorly in terms of clock rate, chip area, and power consumption and are thus not suitable for consumer electronic devices. The conse...
119
click to vote
IEEEPACT
2003
IEEE
15 years 9 months ago
2003
IEEE
This paper discusses a register bank assignment problem for a popular network processor--Intel's IXP. Due to limited data paths, the network processor has a restriction that ...
149
Voted
ADAEUROPE
2010
Springer
15 years 9 months ago
2010
Springer
Now that multicore microprocessors have become a commodity, it is natural to think about employing them in all kinds of computing, including high-reliability embedded real-time sy...
138
Voted
ISSS
1998
IEEE
15 years 8 months ago
1998
IEEE
This paper describes a methodology for synthesizing the data-path of a Very Long Instruction Word (VLIW) based Video Signal Processor (VSP). Offering both performance and programm...
148
click to vote
ISCA
1994
IEEE
15 years 8 months ago
1994
IEEE
Multithreaded architectures context switch between instruction streams to hide memory access latency. Although this improves processor utilization, it can increase cache interfere...