2784 search results - page 226 / 557 » Instruction Level Parallelism |
153
Voted
CODES
2001
IEEE
15 years 7 months ago
2001
IEEE
Most research to date on energy minimization in DSP processors has focuses on hardware solution. This paper examines the software-based factors affecting performance and energy co...
150
click to vote
ERSA
2007
15 years 5 months ago
2007
- Even though state-of-the-art FPGAs present new opportunities in exploring low-cost high-performance architectures for floating-point scientific applications, they also pose serio...
129
click to vote
PDCN
2007
15 years 5 months ago
2007
This paper describes the design and evaluation of an auto-memoization processor. The major point of this proposal is to detect the multilevel functions and loops with no additiona...
178
click to vote
ITNG
2010
IEEE
15 years 2 months ago
2010
IEEE
—The increase in computational power of off-the-shelf hardware offers more and more advantageous tradeoffs among efficiency, cost and availability, thus enhancing the feasibil...
151
click to vote
IJET
2007
15 years 4 months ago
2007
Remarkable advances in instructional communication technology (ICT) have now made is possible to provide high levels of enrichment and the kinds of curricular differentiation that...