Sciweavers

2784 search results - page 247 / 557
» Instruction Level Parallelism
Sort
View
FDL
2003
IEEE
15 years 9 months ago
Object-Oriented ASIP Design and Synthesis
SystemC-Plus from the ODETTE project provides the ability to simulate and synthesise object-oriented specifications into hardware. The current ODETTE compiler translates each obj...
Maziar Goudarzi, Shaahin Hessabi, Alan Mycroft
ICPP
2002
IEEE
15 years 9 months ago
Software Caching using Dynamic Binary Rewriting for Embedded Devices
A software cache implements instruction and data caching entirely in software. Dynamic binary rewriting offers a means to specialize the software cache miss checks at cache miss t...
Chad Huneycutt, Joshua B. Fryman, Kenneth M. Macke...
ASPLOS
2000
ACM
15 years 8 months ago
Architectural Support for Fast Symmetric-Key Cryptography
The emergence of the Internet as a trusted medium for commerce and communication has made cryptography an essential component of modern information systems. Cryptography provides ...
Jerome Burke, John McDonald, Todd M. Austin
GRID
2004
Springer
15 years 9 months ago
Performance Comparison of Security Mechanisms for Grid Services
Security is one of the most important features for Grid services. There are several specifications used to add security to Grid services, and some of them have been implemented a...
Satoshi Shirasuna, Aleksander Slominski, Liang Fan...
DAC
2007
ACM
16 years 5 months ago
Hardware Support for Secure Processing in Embedded Systems
The inherent limitations of embedded systems make them particularly vulnerable to attacks. We have developed a hardware monitor that operates in parallel to the embedded processor...
Shufu Mao, Tilman Wolf