Sciweavers

2784 search results - page 258 / 557
» Instruction Level Parallelism
Sort
View
142
Voted
ASPLOS
2006
ACM
15 years 10 months ago
Tartan: evaluating spatial computation for whole program execution
Spatial Computing (SC) has been shown to be an energy-efficient model for implementing program kernels. In this paper we explore the feasibility of using SC for more than small k...
Mahim Mishra, Timothy J. Callahan, Tiberiu Chelcea...
APCSAC
2005
IEEE
15 years 9 months ago
The Challenges of Massive On-Chip Concurrency
Moore’s law describes the growth in on-chip transistor density, which doubles every 18 to 24 months and looks set to continue for at least a decade and possibly longer. This grow...
Kostas Bousias, Chris R. Jesshope
DAC
1999
ACM
15 years 8 months ago
ipChinook: an Integrated IP-based Design Framework for Distributed Embedded Systems
IPCHINOOK is a design tool for distributed embedded systems. It gains leverage from the use of a carefully chosen set of design ions that raise the level of designer interaction d...
Pai H. Chou, Ross B. Ortega, Ken Hines, Kurt Partr...
152
Voted
ARCS
2004
Springer
15 years 7 months ago
Towards a Dynamically Reconfigurable System-on-Chip Platform for Video Signal Processing
: This paper reports ongoing work towards a dynamically reconfigurable System-on-Chip (SoC) platform for video signal processing. It consists of dedicated, statically and dynamical...
Walter Stechele, Stephan Herrmann, Andreas Herkers...
DAGSTUHL
2007
15 years 5 months ago
Compiler-based Software Power Peak Elimination on Smart Card Systems
Abstract. RF-powered smart cards are widely used in different application areas today. For smart cards not only performance is an important attribute, but also the power consumed ...
Matthias Grumer, Manuel Wendt, Christian Steger, R...