2784 search results - page 262 / 557 » Instruction Level Parallelism |
129
click to vote
ICPADS
2007
IEEE
15 years 10 months ago
2007
IEEE
For some sequential loops, existing techniques that form speculative threads only at their loop boundaries do not adequately expose the speculative parallelism inherent in them. T...
151
click to vote
IPPS
2006
IEEE
15 years 10 months ago
2006
IEEE
A design flow for processor platforms with on-chip coarse-grain reconfigurable logic is presented. The reconfigurable logic is realized by a 2-Dimensional Array of Processing Elem...
129
click to vote
CASES
2006
ACM
15 years 10 months ago
2006
ACM
This paper considers the efficient parallel implementation of control constructs and expressions written in a common software programming language and synthesised to FPGA platform...
119
click to vote
IEEEPACT
2005
IEEE
15 years 9 months ago
2005
IEEE
In this paper we compare the performance of area equivalent small, medium, and large-scale multithreaded chip multiprocessors (CMTs) using throughput-oriented applications. We use...
117
click to vote
MM
2005
ACM
15 years 9 months ago
2005
ACM
We are developing a cooking navigation system, which helps even a novice user to cook several recipes in parallel without failure, while improving an advanced user’s skill furth...