2784 search results - page 263 / 557 » Instruction Level Parallelism |
125
click to vote
ICPPW
2003
IEEE
15 years 9 months ago
2003
IEEE
Recent work in high-performance computing has shifted attention to PC clusters.. For PC-clusters, member nodes are independent computers connected by generalpurpose networks. The ...
129
click to vote
CC
1999
Springer
15 years 8 months ago
1999
Springer
Abstract. Source code transformations are a very effective method of parallelizing and improving the efficiency of programs. Unfortunately most compiler systems require implementin...
129
click to vote
ICS
1999
Tsinghua U.
15 years 8 months ago
1999
Tsinghua U.
As the gap between memory and processor speeds continues to widen, cache efficiency is an increasingly important component of processor performance. Compiler techniques have been...
131
click to vote
IEEEPACT
1998
IEEE
15 years 8 months ago
1998
IEEE
Register coalescing is used, as part of register allocation, to reduce the number of register copies. Developing efficient register coalescing heuristics is particularly important ...
128
Voted
IPPS
1998
IEEE
15 years 8 months ago
1998
IEEE
Instruction scheduling methods based on the construction of state diagrams (or automata) have been used for architectures involving deeply pipelined function units. However, the s...