Sciweavers

2784 search results - page 282 / 557
» Instruction Level Parallelism
Sort
View
148
Voted
ISCA
2002
IEEE
91views Hardware» more  ISCA 2002»
15 years 8 months ago
Slack: Maximizing Performance Under Technological Constraints
Many emerging processor microarchitectures seek to manage technological constraints (e.g., wire delay, power, and circuit complexity) by resorting to nonuniform designs that provi...
Brian A. Fields, Rastislav Bodík, Mark D. H...
VLDB
1999
ACM
145views Database» more  VLDB 1999»
15 years 8 months ago
DBMSs on a Modern Processor: Where Does Time Go?
Recent high-performance processors employ sophisticated techniques to overlap and simultaneously execute multiple computation and memory operations. Intuitively, these techniques ...
Anastassia Ailamaki, David J. DeWitt, Mark D. Hill...
ECTEL
2006
Springer
15 years 7 months ago
Getting to Know Your Student in Distance Learning Contexts
Abstract. Good teachers know their students, and exploit this knowledge to adapt or optimise their instruction. Teachers know their students because they interact with them face-to...
Claus Zinn, Oliver Scheuer
IADIS
2003
15 years 5 months ago
A Web-Based Education Tool for Collaborative Learning of Assembly Programming
A visual simulator has been developed as an example of Web-based education tool, which is designed for students to understand graphically internal behavior and structure of comput...
Yoshiro Imai, Shinji Tomita
JIPS
2008
127views more  JIPS 2008»
15 years 3 months ago
Comparative Study on the Educational Use of Home Robots for Children
: Human-Robot Interaction (HRI), based on already well-researched Human-Computer Interaction (HCI), has been under vigorous scrutiny since recent developments in robot technology. ...
Jeonghye Han, Miheon Jo, Vicki Jones, Jun H. Jo