Sciweavers

2784 search results - page 295 / 557
» Instruction Level Parallelism
Sort
View
SIGUCCS
2003
ACM
15 years 9 months ago
Deep in budget restraints: return on investment (ROI)
The University of Missouri–Columbia’s Information and Access Technology (IAT) Services division’s InfoTech Training department measures IT training using the return on inves...
Terry Robb, Joleen Pfefer
CAISE
2003
Springer
15 years 9 months ago
Process-aware Authoring of Web-based Educational Systems
In this paper we discuss how the concept of ontology can be beneficial for the authoring support of Web-based educational systems (WBES). We take a semantic perspective on the know...
Lora Aroyo, Riichiro Mizoguchi
ISQED
2002
IEEE
203views Hardware» more  ISQED 2002»
15 years 8 months ago
Automatic Test Program Generation from RT-Level Microprocessor Descriptions
The paper addresses the issue of microprocessor and microcontroller testing, and follows an approach based on the generation of a test program. The proposed method relies on two p...
Fulvio Corno, Gianluca Cumani, Matteo Sonza Reorda...
149
Voted
EPIA
2009
Springer
15 years 8 months ago
Control and Monitoring of a Robotic Soccer Team: The Base Station Application
In robotic soccer, teams of autonomous robots play soccer according to rules similar to the official FIFA rules. The game is refereed by a human and his orders are communicated to ...
Nuno M. Figueiredo, António J. R. Neves, Nu...
ISSS
2000
IEEE
91views Hardware» more  ISSS 2000»
15 years 8 months ago
Instruction-based System-level Power Evaluation of System-On-A-Chip Peripheral Cores
Various system-level core-based power evaluation approaches for core types like microprocessors, caches, main memories, and buses, have been proposed in the past. Approaches for o...
Tony Givargis, Frank Vahid, Jörg Henkel