2784 search results - page 300 / 557 » Instruction Level Parallelism |
141
Voted
MICRO
2010
IEEE
15 years 1 months ago
2010
IEEE
Single-thread performance, reliability and power efficiency are critical design challenges of future multicore systems. Although point solutions have been proposed to address thes...
112
click to vote
COGSCI
2011
14 years 10 months ago
2011
Most models of response time (RT) in elementary cognitive tasks implicitly assume that the speed-accuracy trade-off is continuous: When payoffs or instructions gradually increase ...
173
Voted
HICSS
2011
IEEE
14 years 7 months ago
2011
IEEE
In this paper, we describe wireless grids, an emerging technology that enables ad hoc sharing of resources (such as screen, services and microphone) on edge devices (such as mobil...
182
Voted
CONCURRENCY
2000
15 years 3 months ago
2000
When comparing OpenMP to other parallel programming models, it is easier to choose between OpenMP and MPI than between OpenMP and POSIX Threads (Pthreads). With languages like C a...
135
Voted
IPPS
2010
IEEE
15 years 1 months ago
2010
IEEE
Abstract: Existing multicore systems already provide deep levels of thread parallelism. Hybrid programming models and composability of parallel libraries are very active areas of r...