2784 search results - page 302 / 557 » Instruction Level Parallelism |
152
click to vote
SIGMOD
2004
ACM
16 years 3 months ago
2004
ACM
We present new algorithms on commodity graphics processors to perform fast computation of several common database operations. Specifically, we consider operations such as conjunct...
142
Voted
DATE
2008
IEEE
15 years 10 months ago
2008
IEEE
Embedded systems are becoming increasingly complex. Besides the additional processing capabilities, they are characterized by high diversity of computational models coexisting in ...
105
click to vote
ARITH
2007
IEEE
15 years 10 months ago
2007
IEEE
The floating-point multiply-add fused (MAF) unit sets a new trend in the processor design to speed up floatingpoint performance in scientific and multimedia applications. This ...
131
Voted
IEEEPACT
2007
IEEE
15 years 10 months ago
2007
IEEE
Distinguishing transient blocks from frequently used blocks enables servicing references to transient blocks from a small fully-associative auxiliary cache structure. By inserting...
145
Voted
IEEEPACT
2007
IEEE
15 years 10 months ago
2007
IEEE
In this paper we propose a unified architectural support that can be used flexibly for either soft-error protection or software bug detection. Our approach is based on dynamically...