Sciweavers

2784 search results - page 303 / 557
» Instruction Level Parallelism
Sort
View
129
Voted
ESCIENCE
2006
IEEE
15 years 9 months ago
CIMA Based Remote Instrument and Data Access: An Extension into the Australian e-Science Environment
The Common Instrument Middleware Architecture (CIMA) is being used as a core component of a portal based remote instrument access system being developed as an Australian e-Science...
Ian M. Atkinson, Douglas du Boulay, Clinton Chee, ...
123
Voted
FCCM
2006
IEEE
100views VLSI» more  FCCM 2006»
15 years 9 months ago
Enabling a Uniform Programming Model Across the Software/Hardware Boundary
In this paper, we present hthreads, a unifying programming model for specifying application threads running within a hybrid CPU/FPGA system. Threads are specified from a single p...
Erik Anderson, Jason Agron, Wesley Peck, Jim Steve...
HOTI
2005
IEEE
15 years 9 months ago
Challenges in Building a Flat-Bandwidth Memory Hierarchy for a Large-Scale Computer with Proximity Communication
Memory systems for conventional large-scale computers provide only limited bytes/s of data bandwidth when compared to their flop/s of instruction execution rate. The resulting bo...
Robert J. Drost, Craig Forrest, Bruce Guenin, Ron ...
HPCA
2005
IEEE
15 years 9 months ago
Accurate Energy Dissipation and Thermal Modeling for Nanometer-Scale Buses
With technology scaling, power dissipation and localized heating in global and semi-global bus wires are becoming increasingly important, and this necessitates the development of ...
Krishnan Sundaresan, Nihar R. Mahapatra
IEEEPACT
2005
IEEE
15 years 9 months ago
Compiler Directed Early Register Release
This paper presents a novel compiler directed technique to reduce the register pressure and power of the register file by releasing registers early. The compiler identifies regi...
Timothy M. Jones, Michael F. P. O'Boyle, Jaume Abe...