Sciweavers

2784 search results - page 304 / 557
» Instruction Level Parallelism
Sort
View
IEEEPACT
2003
IEEE
15 years 9 months ago
Compilation, Architectural Support, and Evaluation of SIMD Graphics Pipeline Programs on a General-Purpose CPU
Graphics and media processing is quickly emerging to become one of the key computing workloads. Programmable graphics processors give designers extra flexibility by running a sma...
Mauricio Breternitz Jr., Herbert H. J. Hum, Sanjee...
146
Voted
MICRO
2003
IEEE
148views Hardware» more  MICRO 2003»
15 years 9 months ago
Fast Secure Processor for Inhibiting Software Piracy and Tampering
Due to the widespread software piracy and virus attacks, significant efforts have been made to improve security for computer systems. For stand-alone computers, a key observation...
Jun Yang 0002, Youtao Zhang, Lan Gao
133
Voted
VRML
2003
ACM
15 years 9 months ago
Implementation of a scripting language for VRML/X3D-based embodied agents
Embodied agents or humanoid avatars may effectively be used to communicate with human users. Currently there is a wide range of specification formalisms and scripting languages f...
Zhisheng Huang, Anton Eliëns, Cees T. Visser
ISCA
2010
IEEE
189views Hardware» more  ISCA 2010»
15 years 8 months ago
RETCON: transactional repair without replay
Over the past decade there has been a surge of academic and industrial interest in optimistic concurrency, i.e. the speculative parallel execution of code regions that have the se...
Colin Blundell, Arun Raghavan, Milo M. K. Martin
ISCA
2010
IEEE
232views Hardware» more  ISCA 2010»
15 years 8 months ago
Data marshaling for multi-core architectures
Previous research has shown that Staged Execution (SE), i.e., dividing a program into segments and executing each segment at the core that has the data and/or functionality to bes...
M. Aater Suleman, Onur Mutlu, José A. Joao,...