2784 search results - page 305 / 557 » Instruction Level Parallelism |
133
Voted
WORDS
2002
IEEE
15 years 8 months ago
2002
IEEE
The Worst-Case Execution-Time Analysis (WCET Analysis) of program code that is to be executed on modern processors is a highly complex task. First, it involves path analysis, to i...
214
click to vote
EUROPAR
2001
Springer
15 years 8 months ago
2001
Springer
Optimizations performed at link time or directly applied to nal program executables have received increased attention in recent years. This paper discuss the discovery and elimina...
134
click to vote
ISCA
1997
IEEE
15 years 8 months ago
1997
IEEE
Improvements in main memory speeds have not kept pace with increasing processor clock frequency and improved exploitation of instruction-level parallelism. Consequently, the gap b...
133
click to vote
MICRO
1997
IEEE
15 years 8 months ago
1997
IEEE
Predicated execution is a promising architectural feature for exploiting instruction-level parallelism in the presence of control flow. Compiling for predicated execution involve...
121
click to vote
PG
1997
IEEE
15 years 8 months ago
1997
IEEE
The last few years have seen great maturationin the computation speed and control methods needed to portray 3D virtualhumanssuitableforreal interactiveapplications. We first desc...