Sciweavers

2784 search results - page 333 / 557
» Instruction Level Parallelism
Sort
View
168
Voted
ENC
2004
IEEE
15 years 7 months ago
Comparison of Scheduling Heuristics for Grid Resource Broker
In this paper, we consider parallel tasks scheduling problems for hierarchical decentralized systems that consist of homogeneous computational resources such as clusters, PCs and ...
Sergey Zhuk, Andrey Chernykh, Arutyun Avetisyan, S...
116
Voted
TCAD
2008
103views more  TCAD 2008»
15 years 3 months ago
Using Transfer-Resource Graph for Software-Based Verification of System-on-Chip
The verification of a system-on-chip is challenging due to its high level of integration. Multiple components in a system can behave concurrently and compete for resources. Hence, ...
Xiaoxi Xu, Cheng-Chew Lim
120
Voted
JUCS
2000
120views more  JUCS 2000»
15 years 3 months ago
Compiler Generated Multithreading to Alleviate Memory Latency
: Since the era of vector and pipelined computing, the computational speed is limited by the memory access time. Faster caches and more cache levels are used to bridge the growing ...
Kristof Beyls, Erik H. D'Hollander
122
Voted
ICPPW
2009
IEEE
15 years 10 months ago
Towards a Component-Based Observation of MPSoC
Abstract——Motivated by the increasing heterogeneity and complexity of MPSoC systems, we propose a component-based generic approach for MPSoC observation. We show that components...
Carlos Prada-Rojas, Vania Marangozova-Martin, Kiri...
128
Voted
ISORC
2009
IEEE
15 years 10 months ago
Thread-Local Scope Caching for Real-time Java
There is increasing convergence between the fields of parallel and embedded computing. The demand for more functionality in embedded devices means that complex multicore architec...
Andy J. Wellings, Martin Schoeberl