Sciweavers

2784 search results - page 348 / 557
» Instruction Level Parallelism
Sort
View
114
Voted
CORR
2008
Springer
113views Education» more  CORR 2008»
15 years 3 months ago
Rateless Coding for MIMO Block Fading Channels
In this paper the performance limits and design principles of rateless codes over fading channels are studied. The diversity-multiplexing tradeoff (DMT) is used to analyze the syst...
Yijia Fan, Lifeng Lai, Elza Erkip, H. Vincent Poor
140
Voted
CORR
2006
Springer
112views Education» more  CORR 2006»
15 years 3 months ago
High-level synthesis under I/O Timing and Memory constraints
The design of complex Systems-on-Chips implies to take into account communication and memory access constraints for the integration of dedicated hardware accelerator. In this paper...
Philippe Coussy, Gwenolé Corre, Pierre Bome...
121
Voted
ICIP
2010
IEEE
15 years 1 months ago
Bit-plane stack filter algorithm for focal plane processors
This work presents a novel parallel technique to implement stack morphological filters for image processing. The method relies on applying the image bitwise decomposition to manip...
Andrés Frias-Velazquez, Wilfried Philips
GPC
2009
Springer
15 years 1 months ago
I/O Device Virtualization in the Multi-core era, a QoS Perspective
In this paper, we propose an extension to the I/O device architecture, as recommended in the PCI-SIG IOV specification, for virtualizing network I/O devices. The aim is to enable ...
J. Lakshmi, S. K. Nandy
181
Voted
IAJIT
2011
14 years 10 months ago
Novel robust multilevel 3D visualization technique for web based GIS
: Number of recent technologies take Geographic Information Systems to new levels of power and usability. One of the most promising technologies that empower Geographic Information...
Hatem Abdul-Kader, Mohamed Sherif