Sciweavers

2784 search results - page 396 / 557
» Instruction Level Parallelism
Sort
View
ASPDAC
2006
ACM
133views Hardware» more  ASPDAC 2006»
15 years 9 months ago
High-level architecture exploration for MPEG4 encoder with custom parameters
Abstract - this paper proposes the use of a high-level architecture exploration method for different MPEG4 video encoders using different customization parameters. The targeted arc...
Marius Bonaciu, Aimen Bouchhima, Mohamed-Wassim Yo...
ASAP
2005
IEEE
151views Hardware» more  ASAP 2005»
15 years 9 months ago
Performance Comparison of SIMD Implementations of the Discrete Wavelet Transform
This paper focuses on SIMD implementations of the 2D discrete wavelet transform (DWT). The transforms considered are Daubechies’ real-to-real method of four coefficients (Daub-...
Asadollah Shahbahrami, Ben H. H. Juurlink, Stamati...
ICDCSW
2005
IEEE
15 years 9 months ago
Forensix: A Robust, High-Performance Reconstruction System
When computer intrusions occur, one of the most costly, time-consuming, and human-intensive tasks is the analysis and recovery of the compromised system. At a time when the cost o...
Ashvin Goel, Wu-chang Feng, David Maier, Wu-chi Fe...
ICRA
2005
IEEE
144views Robotics» more  ICRA 2005»
15 years 9 months ago
Hill-Based Model as a Myoprocessor for a Neural Controlled Powered Exoskeleton Arm - Parameters Optimization
— The exoskeleton robot, serving as an assistive device worn by the human (orthotic), functions as a humanamplifier. Setting the human machine interface (HMI) at the neuro-muscu...
Ettore Cavallaro, Jacob Rosen, Joel C. Perry, Step...
AADEBUG
2005
Springer
15 years 8 months ago
An integrated debugging environment for reprogrammble hardware systems
Reprogrammable hardware systems are traditionally very difficult to debug due to their high level of parallelism. In our solution to this problem, features are inserted into the u...
Kevin Camera, Hayden Kwok-Hay So, Robert W. Broder...