Sciweavers

2784 search results - page 412 / 557
» Instruction Level Parallelism
Sort
View
HPCA
2005
IEEE
15 years 8 months ago
Microarchitectural Wire Management for Performance and Power in Partitioned Architectures
Future high-performance billion-transistor processors are likely to employ partitioned architectures to achieve high clock speeds, high parallelism, low design complexity, and low...
Rajeev Balasubramonian, Naveen Muralimanohar, Kart...
HPDC
2005
IEEE
15 years 8 months ago
GWiQ-P: an efficient decentralized grid-wide quota enforcement protocol
Mega grids span several continents and may consist of millions of nodes and billions of tasks executing at any point in time. This setup calls for scalable and highly available re...
Kfir Karmon, Liran Liss, Assaf Schuster
ICPPW
2005
IEEE
15 years 8 months ago
A New Multipath Routing Approach to Enhancing TCP Security in Ad Hoc Wireless Networks
— In a typical mobile ad hoc network, mobile computing devices wander autonomously and communicate via temporary links in a self-organized computing system without any central ad...
Zhi Li, Yu-Kwong Kwok
IEEEPACT
2005
IEEE
15 years 8 months ago
Store-Ordered Streaming of Shared Memory
Coherence misses in shared-memory multiprocessors account for a substantial fraction of execution time in many important scientific and commercial workloads. Memory streaming prov...
Thomas F. Wenisch, Stephen Somogyi, Nikolaos Harda...
IPPS
2005
IEEE
15 years 8 months ago
Exploring the Energy-Time Tradeoff in MPI Programs on a Power-Scalable Cluster
Recently, energy has become an important issue in highperformance computing. For example, supercomputers that have energy in mind, such as BlueGene/L, have been built; the idea is...
Vincent W. Freeh, Feng Pan, Nandini Kappiah, David...