Sciweavers

2784 search results - page 436 / 557
» Instruction Level Parallelism
Sort
View
IANDC
2010
95views more  IANDC 2010»
15 years 10 days ago
Structured anaphora to quantifier domains
The paper proposes a novel analysis of quantificational subordination, e.g. Harvey courts a woman at every convention. {She is very pretty. vs. She always comes to the banquet with...
Adrian Brasoveanu
FCCM
2011
IEEE
331views VLSI» more  FCCM 2011»
14 years 6 months ago
Synthesis of Platform Architectures from OpenCL Programs
—The problem of automatically generating hardware modules from a high level representation of an application has been at the research forefront in the last few years. In this pap...
Muhsen Owaida, Nikolaos Bellas, Konstantis Dalouka...
CCGRID
2011
IEEE
14 years 6 months ago
DHTbd: A Reliable Block-Based Storage System for High Performance Clusters
—Large, reliable and efficient storage systems are becoming increasingly important in enterprise environments. Our research in storage system design is oriented towards the expl...
George Parissis, George Xylomenos, Theodore K. Apo...
DAIS
2011
14 years 6 months ago
Towards QoC-Aware Location-Based Services
As location-based services on mobile devices are entering more and more everyday life, we are concerned in this paper with finding ways to master the level of quality of location ...
Sophie Chabridon, Cao-Cuong Ngo, Zied Abid, Denis ...
ICS
2011
Tsinghua U.
14 years 6 months ago
Predictive coordination of multiple on-chip resources for chip multiprocessors
Efficient on-chip resource management is crucial for Chip Multiprocessors (CMP) to achieve high resource utilization and enforce system-level performance objectives. Existing mul...
Jian Chen, Lizy Kurian John