2784 search results - page 464 / 557 » Instruction Level Parallelism |
114
click to vote
ICECCS
2010
IEEE
15 years 1 months ago
2010
IEEE
Abstract—Transactional Memory (TM) is a promising technique that addresses the difficulty of parallel programming. Since TM takes responsibility for all concurrency control, TM ...
123
click to vote
IJHPCA
2007
15 years 23 days ago
2007
A key characteristic of today’s high performance computing systems is a physically distributed memory, which makes the efficient management of locality essential for taking adv...
113
Voted
ISCA
2007
IEEE
15 years 22 days ago
2007
IEEE
In recent years, quantum computing (QC) research has moved from the realm of theoretical physics and mathematics into real implementations [9]. With many different potential hardw...
126
Voted
PC
2007
15 years 10 days ago
2007
The Sony–Toshiba–IBM Cell Broadband Engine (Cell/B.E.) is a heterogeneous multicore architecture that consists of a traditional microprocessor (PPE) with eight SIMD co-process...
111
Voted
IPPS
2010
IEEE
14 years 10 months ago
2010
IEEE
Recently, there has been strong interest in large-scale simulations of biological spiking neural networks (SNN) to model the human brain mechanisms and capture its inference capabi...