2784 search results - page 468 / 557 » Instruction Level Parallelism |
121
Voted
ASPLOS
2009
ACM
15 years 7 months ago
2009
ACM
This paper presents a performance analysis of an accelerated 2-D rigid image registration implementation that employs the Compute Unified Device Architecture (CUDA) programming e...
100
Voted
LCTRTS
2009
Springer
15 years 7 months ago
2009
Springer
The fine-grained parallelism inherent in FPGAs has encouraged their use in packet processing systems. Debugging and performance evaluation of such complex designs can be signifi...
EDOC
2009
IEEE
15 years 7 months ago
2009
IEEE
—The design of an Enterprise Architecture (EA) management function for an enterprise is no easy task. Various frameworks exist as well as EA management tools, which promise to de...
139
Voted
HPDC
2009
IEEE
15 years 7 months ago
2009
IEEE
Long running High Performance Computing (HPC) applications at scale must be able to tolerate inevitable faults if they are to harness current and future HPC systems. Message Passi...
112
click to vote
ICDCSW
2009
IEEE
15 years 7 months ago
2009
IEEE
Broadcast of information in wireless sensor networks is an important operation, e.g., for code updates, queries, membership information, etc. In this paper, we analyze and experim...