Sciweavers

2784 search results - page 497 / 557
» Instruction Level Parallelism
Sort
View
MASCOTS
2007
15 years 2 months ago
A Novel Flow Control Scheme for Best Effort Traffic in NoC Based on Source Rate Utility Maximization
—Advances in semiconductor technology, has enabled designers to put complex, massively parallel multiprocessor systems on a single chip. Network on Chip (NoC) that supports high ...
Mohammad Sadegh Talebi, Fahimeh Jafari, Ahmad Khon...
CDES
2006
99views Hardware» more  CDES 2006»
15 years 2 months ago
Teraflop Computing for Nanoscience
: Over the last three decades there has been significant progress in the first principles methods for calculating the properties of materials at the quantum level. They have largel...
Yang Wang 0008, G. M. Stocks, Aurelian Rusanu, D. ...
ERSA
2006
133views Hardware» more  ERSA 2006»
15 years 2 months ago
An FPGA based Co-Design Architecture for MIMO Lattice Decoders
MIMO systems have attracted great attentions because of their huge capacity. The hardware implementation of MIMO decoder becomes a challenging task as the complexity of the MIMO sy...
Cao Liang, Jing Ma, Xin-Ming Huang
115
Voted
CIDR
2003
123views Algorithms» more  CIDR 2003»
15 years 2 months ago
A Case for Staged Database Systems
Traditional database system architectures face a rapidly evolving operating environment, where millions of users store and access terabytes of data. In order to cope with increasi...
Stavros Harizopoulos, Anastassia Ailamaki
109
Voted
HIS
2001
15 years 2 months ago
A Bayesian Track-before-Detect Algorithm for IR Point Target Detection
An algorithm has been developed for the detection of point targets in uncluttered background based on a Bayesian track before detect method. The algorithm has an application in th...
Robert C. Warren