2784 search results - page 79 / 557 » Instruction Level Parallelism |
130
click to vote
TVLSI
2010
14 years 6 months ago
2010
Program code in a computer system can be altered either by malicious security attacks or by various faults in microprocessors. At the instruction level, all code modifications are ...
EUROPAR
2003
Springer
15 years 5 months ago
2003
Springer
High-level control of parallel process behaviour simplifies the development of parallel software substantially by freeing the programmer from low-level process management and coor...
ICALT
2006
IEEE
15 years 6 months ago
2006
IEEE
In this paper, we present our research results about a UML-based modeling language dedicated to Problem-Based Learning design. The CPM (Cooperative Problem-Based learning Metamode...
APCSAC
2001
IEEE
15 years 3 months ago
2001
IEEE
During processor design, it is often necessary to evaluate multiple cache configurations. This paper describes the design and implementation of a retargetable on-line cache simula...
FMICS
2010
Springer
15 years 2 days ago
2010
Springer
Bitwise instructions, loops and indirect data access pose difficult challenges to the verification of microcontroller programs. In particular, it is necessary to show that an indir...