2784 search results - page 84 / 557 » Instruction Level Parallelism |
104
click to vote
DATE
2002
IEEE
15 years 4 months ago
2002
IEEE
The design of application (-domain) specific instructionset processors (ASIPs), optimized for code size, has traditionally been accompanied by the necessity to program assembly, ...
ASSETS
2008
ACM
15 years 1 months ago
2008
ACM
In this paper we present the results of a study designed to evaluate the computer-based methods of learning American Sign Language (ASL). We describe a method including an initial...
SASP
2009
IEEE
15 years 6 months ago
2009
IEEE
Abstract—One of the ways that custom instruction set extensions can improve over software execution is through the use of hardware structures that have been optimized at the arit...
107
click to vote
ICCD
2007
IEEE
15 years 3 months ago
2007
IEEE
As application-specific instruction set processors (ASIPs) are being increasingly used in mobile embedded systems, the ubiquitous networking connections have exposed these systems...
IEEEPACT
2006
IEEE
15 years 6 months ago
2006
IEEE
Fast instruction decoding is a challenge for the design of CISC microprocessors. A well-known solution to overcome this problem is using a trace cache. It stores and fetches alrea...