Sciweavers

2784 search results - page 85 / 557
» Instruction Level Parallelism
Sort
View
ASAP
2003
IEEE
141views Hardware» more  ASAP 2003»
15 years 5 months ago
Automatic Instruction Set Extension and Utilization for Embedded Processors
There is a growing demand for application-specific embedded processors in system-on-a-chip designs. Current tools and design methodologies often require designers to manually spec...
Armita Peymandoust, Laura Pozzi, Paolo Ienne, Giov...
ISCA
1999
IEEE
88views Hardware» more  ISCA 1999»
15 years 4 months ago
A Scalable Front-End Architecture for Fast Instruction Delivery
In the pursuit of instruction-level parallelism, significant demands are placed on a processor's instruction delivery mechanism. Delivering the performance necessary to meet ...
Glenn Reinman, Todd M. Austin, Brad Calder
CASES
2000
ACM
15 years 3 months ago
Flexible instruction processors
This paper introduces the notion of a Flexible Instruction Processor (FIP) for systematic customisation of instruction processor design and implementation. The features of our app...
Shay Ping Seng, Wayne Luk, Peter Y. K. Cheung
IADIS
2004
15 years 1 months ago
Instructional Systems Practices at USA Carnegie One Universities
In my Research Analyst capacity at the University of California Davis School of Education until November 2003, I performed a web-based research study of Instructional Systems IS a...
Maria Lorna A. Kunnath
IADIS
2003
15 years 1 months ago
Knowledge Acquisition Strategies and Navigation in Hypermedia Learning Environments: THe Influence of Instructional Design Prope
In order to understand and enhance the value of new media in education it is necessary to develop criteria for the evaluation of the effectiveness of learning with hypermedia envi...
Mattias Steinke, Thomas Huk, Christian Floto