Sciweavers

2784 search results - page 86 / 557
» Instruction Level Parallelism
Sort
View
ICCAD
2009
IEEE
118views Hardware» more  ICCAD 2009»
14 years 9 months ago
Memory organization and data layout for instruction set extensions with architecturally visible storage
Present application specific embedded systems tend to choose instruction set extensions (ISEs) based on limitations imposed by the available data bandwidth to custom functional un...
Panagiotis Athanasopoulos, Philip Brisk, Yusuf Leb...
DAC
2001
ACM
16 years 26 days ago
JouleTrack - A Web Based Tool for Software Energy Profiling
A software energy estimation methodology is presented that avoids explicit characterization of instruction energy consumption and predicts energy consumption to within 3% accuracy...
Amit Sinha, Anantha Chandrakasan
ASAP
2003
IEEE
107views Hardware» more  ASAP 2003»
15 years 5 months ago
Energy Aware Register File Implementation through Instruction Predecode
The register file is a power-hungry device in modern architectures. Current research on compiler technology and computer architectures encourages the implementation of larger dev...
José L. Ayala, Marisa Luisa López-Va...
ISCA
2000
IEEE
78views Hardware» more  ISCA 2000»
15 years 3 months ago
Vector instruction set support for conditional operations
Vector instruction sets are receiving renewed interest because of their applicability to multimedia. Current multimedia instruction sets use short vectors with SIMD implementation...
James E. Smith, Greg Faanes, Rabin A. Sugumar
CHES
2009
Springer
150views Cryptology» more  CHES 2009»
15 years 6 months ago
A Design Flow and Evaluation Framework for DPA-Resistant Instruction Set Extensions
Power-based side channel attacks are a significant security risk, especially for embedded applications. To improve the security of such devices, protected logic styles have been p...
Francesco Regazzoni, Alessandro Cevrero, Fran&cced...